SAMSUNG ARTIK™ Modules

0

## ARTIK 055s Module Datasheet

MODULE OVERVIEW

Figure 1. ARTIK 055s Module Top View

The Samsung ARTIK™ 055s Module is a highly integrated module for secure Internet of Things (IoT) devices that require Wi-Fi® connectivity. It is based on an ARM® Cortex® R4 core, with on-module RAM and flash memory, a complete 2.4GHz Wi-Fi subsystem with on-module antenna, an independent security subsystem, PUF-based module authentication, and a large complement of standard I/O interfaces. The Wi-Fi system supports IPv6 addressing to conform with EU standards.

The ARTIK 055s Module provides excellent performance in a variety of environments, with a feature set tailored specifically for IoT end nodes.

Processor	
CPU	32-bit ARM® Cortex® R4 with 32KB I-Cache and 32KB D-Cache @ 320MHz
Memory	
RAM	1280KB (General usage) 128KB (Global IPC data)
FLASH	8MB Flash
Security	
Secure Subsystem	AES/DES/TDES, SHA-1/SHA-2, PKA (Public Key Accelerator), PRNG/DTRNG (Random Number Generators), Secure key storage
PUF	Physically Unclonable Function
Radio	
Wi-Fi	Certified IEEE802.11™ b/g/n Wi-Fi® 2.4GHz radio served by a dedicated 32-bit ARM Cortex R4 with 32KB I-Cache and 16KB D-Cache @ 480MHz. Supports IPv6 addressing to conform to EU standards.
Regulatory	FCC (U.S.), IC (Canada), CE (EU), KC (Korea), SRRC (China)
Power Management	
Single Supply	3.3V
Interfaces	
I/O	UART, I^2C, SPI, PWM, ADC, GPIO. I^2S
Form Factor	
Dimensions	15mm W x 26mm D x 3.9mm H
Operation Environment	
Temperature	–20 to 85 °C T_c

TABLE OF CONTENTS

LIST OF FIGURES

LIST OF TABLES

VERSION HISTORY

Revision	Date	Description
V1.0	November 20, 2017	First release.
V1.1	November 30, 2017	Modified GPIO name for XSPI1_MISO,XSPI1_MOSI, XSPI1_CLK, and XSPI1_CSN in _Table 1_ and _Table 4_ to be consistent with assigned name in _Table 2_. Removed GPIO names from _Table 9_. Added maximum storage temperature range, T_A, in _Absolute Maximum Rating_ section.
V1.2	December 6, 2017	Updated _Mechanical Specifications_.
V1.3	January 8, 2018	_SRRC_: Updated CMIIT ID. _Wi-Fi_: Certification information and certification ID added.
V1.4	January 10, 2018	_Module Antenna Placement Requirements_: Modified and separated PCB routing and component placement keep-out areas. _I²S Interface_: Changed features to indicate that the interface operates in slave mode only.
V1.5	February 23, 2018	_Table 1_ to _Table 10_: Changed GPIO number to a number proportional to programmable address offset. Changed option numbers to programmable option values. _Module Overview_, _Wi-Fi Subsystem_: Added support for IPv6 addressing.
V1.6	April 9, 2018	_Table 2_: Changed hardware GPIO number to GPIO group numbers, GPPxx, GPGxx, and GPAxx. Added column for software GPIO number.
V1.7	April 23, 2018	_Figure 5_: Added dimensions of long central ground pad.

BLOCK DIAGRAM

Figure 2 shows a functional block diagram of the ARTIK 055s Module.

Figure 2. ARTIK 055s Module Block Diagram

CPU

The ARTIK 055s Module CPU has an ARM® Cortex® R4. It has the following features:

- 32KB of Instruction Cache (I-Cache)
- 32KB of Data Cache (D-Cache)
- 320MHz execution clock
- R4 core tuned for embedded and real-time applications

Memory

The ARTIK 055s Module on-module memory has the following features:

- CPU and general purpose RAM
    - 1280KB CPU RAM
    - 128KB global Inter-Process Communication (IPC) RAM
- 8MB flash

Real Time Clock

The ARTIK 055s Module has a Real Time Clock (RTC) for tracking date/time. The RTC has the following features:

- Binary-Coded Decimal (BCD) coded seconds, minutes, hour, day of the week, day, month, and year

- Leap year detection and compensation

- Millisecond tick time interrupt for Real-Time Operating System (RTOS) kernel time tick

PUF Unit

The ARTIK 055s Module has a Physically Unclonable Function (PUF) unit. The PUF unit has the following features:

- Generates unique key values, locked to an individual ARTIK 055s Module

- The algorithm construction is unique to each module

- Allows individual ARTIK 055s Modules to be "fingerprint-identified"

Security Subsystem

The ARTIK 055s Module has an independent security subsystem to ensure secure end-to-end operation in any IoT environment. The security subsystem includes the following features:

- Secure IPC Mailbox for inter-subsystem communication
- Encapsulated key support
  - Backup encryption key - 256 bits
  - Security subsystem root private key - 521 bits
  - Storage key - 256 bits
- Symmetric key engines
  - Secure AES
  - Secure DES/Triple-DES
- Stream cipher engine
  - ARC4 engine
- Various Hash engines
  - SHA-1, SHA2-256, SHA2-384, SHA2-512, MD5 HMAC
- Asymmetric key engines
  - PKA (Public Key Accelerator) engine
- PRNG (Pseudo Random Number Generator)
- DTRNG (Digital True Random Number Generator)
- Secure key storage

Wi-Fi Subsystem

The ARTIK 055s Module has an 802.11b/g/n Wi-Fi subsystem. The Wi-Fi subsystem has the following features:

- 802.11™ b/g/n support at 2.4GHz
- 20MHz single stream (802.11n)
- WPA/WPA2
- Dedicated Wi-Fi Processor subsystem with 480MHz 32-bit ARM Cortex R4 supported by 32KB I-Cache and 16KB D-Cache.
- Support for IPv6 addressing.

GPIO Interfaces

The ARTIK 055s Module has flexible General Purpose Input Output (GPIO) interfaces:

- 58 configurable GPIO ports
- Independently configurable for either general purpose input or output
- 43 configurable for alternate functionality
- Configurable internal pull-up or pull-down resistors

SPI Interfaces

The ARTIK 055s Module has four SPI interfaces, each with the following features:

- Full duplex communication
- 8, 16 or 32-bit shift registers and bus interface
- Motorola SPI protocol and National Semiconductor Microwire protocol
- Master and slave mode operation
- Two independent 32-bit wide transmit/receive FIFOs
- Transmit and receive speeds up to 50MHz

I^{2}C Interfaces

The ARTIK 055s Module has three high speed multi-master I^{2}C interfaces available, with speeds up to 3.4Mbps.

PWM Interfaces

The ARTIK 055s Module has six PWM timers, each with the following features:

- 32 bits of resolution for each PWM signal
- Two 8-bit prescalers (first level of division) and 5 clock dividers/multiplexers for second-level division
- Continuous run or one-shot pulse mode
- Dead zone generator to avoid simultaneous change of multiple PWM signals
- Interrupt generation

I^{2}S Interface

The ARTIK 055s Module has one I^{2}S interface with the following features:

- Each channel includes a 32-bit × 64 data FIFO for both transmit and receive
- Supports stereo I^{2}S bus channels with external DMA-based operations
- Can mix two sound sources from a primary and secondary source
- Serial data transfer formats of 8 bits, 16 bits, or 24 bits per channel
- Supports both MSB and LSB justified data formats
- Operates in I^{2}S slave mode only

ADC Interfaces

The ARTIK 055s Module has four analog-to-digital converter (ADC) channels. Each interface has the following features:

- 12-bit resolution
- ADC conversion clock at 1.08 mega-samples per second (MSPS) using a main 6.5MHz clock
- Supports sample averaging over 1, 2, 4, 8, 16, 32, or 64 samples
- Differential non-linearity error range of ±2 LSB bits (value of ±2)
- Integral non-linearity error range of ±3 LSB bits (value of ±6)
- Top and bottom offset error range of ±4 LSB bits (value of ±10)
- Voltage range up to 1.8V

Figure 3 depicts the dynamic behavior between input voltage on the ADC and resulting LSB value in the ADC register.

Figure 3. ADC LSB behavior

UART Interfaces

The ARTIK 055s Module has five 2-pin UART interfaces; one is used in the debug block. Each has the following features:

- Can be operated in DMA or interrupt-based mode
- Support for 5, 6, 7, or 8-bit serial data transmit and receive
- Programmable baud rate
- One or two stop-bit insertion

MODULE PAD PHYSICAL LAYOUT

The ARTIK 055s Module utilizes 82 signal, power, and ground pads. The figure below shows how the physical layout orients the signal pads assigned at the edge of the ARTIK 055s Module. _Figure 1_ shows the edge pads and the signal names.

Figure 4. ARTIK 055s Module Edge Pinout (Top View)

MODULE PAD SIGNAL DEFINITIONS

The tables below describes the characteristics of the ARTIK 055s Module pad signals. Some signals can be configured for alternate functionality. The remaining signals have dedicated functionality. Refer to the following column definitions.

- **Pad Number** defines the signal pad on the edge of the module. Refer to *Figure 4* for pad/signal physical layout.

- **Pad Name** defines the net list name of the signal. The pad name may reflect on one of the possible optional signal functionality, and dictates the default power-on function.

- **GPIO Name** defines a generic name for referring to GPIO signals regardless of their current configured functionality. The name order is the same order as the GPIO signals appear in the GPIO configuration registers.

- **PU/PD** defines the power-on state of the internal pull up/pull down definition. PU:pull up, PD:pull down, N:no pull up/down.

- **GPIO Drive** defines the power-on state drive strength of GPIO and other signals. Configurable to 2mA, 4mA, 8mA, or 12mA. Do not use GPIO signals to power discrete components directly (such as LEDs). Use an external driver device instead (such as a transistor).

- **Option 1 - Option 6** lists the alternative functionality some signals can be configured to. Those signals without any options are dedicated to their function. The pad name signifies the default power-on state.

Table 1. ARTIK 055s Module Pinout Signal Descriptions

| Pad Number	Pad Name & Default Function	GPIO Name	PU/PD	GPIO Drive	Option 0	Option 1	Option 2	Option 3	Option 4	Option F
1	GND	–	–	–	–	–	–	–	–	–
2	XADC0AIN_1	–	–	–	–	–	–	–	–	–
3	XADC0AIN_0	–	–	–	–	–	–	–	–	–
4	XADC0AIN_2	–	–	–	–	–	–	–	–	–
5	XADC0AIN_3	–	–	–	–	–	–	–	–	–
6	XGPIO22	GPG26	PD	2mA	GP Input	GP Output	–	–	–	NWEINT_GPG2[6]
7	XGPIO23	GPG27	PD	2mA	GP Input	GP Output	–	–	–	NWEINT_GPG2[7]
8	XRESET_N	–	–	–	–	–	–	–	–	–
9	XJTAG_TRST_N	–	PD	–	–	–	–	–	–	–
10	XJTAG_TMS	–	PU	–	–	–	–	–	–	–
11	XJTAG_TCK	–	PD	–	–	–	–	–	–	–
12	XJTAG_TDO	–	PD	2mA	–	–	–	–	–	–
13	XJTAG_TDI	–	PU	–	–	–	–	–	–	–
14	XEINT_0	GPA00	PD	2mA	GP Input	GP Output	–	–	–	NWEINT_GPA0[0]
15	XEINT_2	GPA02	PD	2mA	GP Input	GP Output	–	–	–	NWEINT_GPA0[2]
16	XEINT_1	GPA01	PD	2mA	GP Input	GP Output	–	–	–	NWEINT_GPA0[1]
17	XI2C0_SCL	GPA10	PD	8mA	GP Input	GP Output	HSI2C_0_SCL	–	–	–
18	XI2C0_SDA	GPA11	PD	8mA	GP Input	GP Output	HSI2C_0_SDA	–	–	–
19	XI2C1_SCL	GPA12	PD	8mA	GP Input	GP Output	HSI2C_1_SCL	–	–	–
20	XI2C1_SDA	GPA13	PD	8mA	GP Input	GP Output	HSI2C_1_SDA	–	–	–
21	XUART0_RXD	GPA20	PD	8mA	GP Input	GP Output	UART_0_RXD	–	–	–
22	XUART0_TXD	GPA21	PD	8mA	GP Input	GP Output	UART_0_TXD	–	–	–
23	XDEBUG_RXD	–	–	–	–	–	–	–	–	–
24	XDEBUG_TXD	–	–	–	–	–	–	–	–	–
25	XPWMTOUT_5	GPP26	PD	8mA	GP Input	GP Output	PWM_TOUT_6	–	–	–

Table 1. ARTIK 055s Module Pinout Signal Descriptions (Continued)

Pad Number	Pad Name & Default Function	GPIO Name	PU/PD	GPIO Drive	Option 0	Option 1	Option 2	Option 3	Option 4	Option F
26	XPWMTOUT_4	GPP25	PD	8mA	GP Input	GP Output	PWM_TOUT_5	–	–	–
27	VIN_3P3	–	–	–	–	–	–	–	–	–
28	VIN_3P3	–	–	–	–	–	–	–	–	–
29	XPWMTOUT_3	GPP23	PD	8mA	GP Input	GP Output	PWM_TOUT_3	–	–	–
30	XPWMTOUT_2	GPP22	PD	8mA	GP Input	GP Output	PWM_TOUT_2	–	–	–
31	XPWMTOUT_1	GPP21	PD	8mA	GP Input	GP Output	PWM_TOUT_1	COUNTER_0	UART_3_RTSn	–
32	GND	-	–	–	–	–	–	–	–	–
33	XPWMTOUT_0	GPP20	PD	8mA	GP Input	GP Output	PWM_TOUT_0	–	UART_3_CTSn	–
34	XGPIO27	GPG33	PD	2mA	GP Input	GP Output	I2S_0_SDI	–	–	–
35	XSPI0_CLK	GPP00	PD	8mA	GP Input	GP Output	SPI_0_CLK	–	–	–
36	XSPI0_MOSI	GPP03	PD	8mA	GP Input	GP Output	SPI_0_MOSI	–	–	–
37	XSPI0_CSN	GPP01	PD	8mA	GP Input	GP Output	SPI_0_CSn	–	–	–
38	XSPI0_MISO	GPP02	PD	8mA	GP Input	GP Output	SPI_0_MISO	–	–	–
39	XUART1_RXD	GPP04	PD	8mA	GP Input	GP Output	UART_1_RXD	UART_2_CTSn	–	–
40	XUART1_TXD	GPP05	PD	8mA	GP Input	GP Output	UART_1_TXD	UART_2_RTSn	–	–
41	XUART2_RXD	GPP06	PD	8mA	GP Input	GP Output	UART_2_RXD	–	–	–
42	XUART2_TXD	GPP07	PD	8mA	GP Input	GP Output	UART_2_TXD	–	–	–
43	GND	-	–	–	–	–	–	–	–	–
44	XUART3_RXD	GPP16	PD	8mA	GP Input	GP Output	UART_3_RXD	–	–	–
45	XUART3_TXD	GPP17	PD	8mA	GP Input	GP Output	UART_3_TXD	–	–	–
46	XGPIO12	GPG14	PD	2mA	GP Input	GP Output	–	–	–	NWEINT_GPG1[4]
47	XGPIO9	GPG11	PD	2mA	GP Input	GP Output	SPI_3_CSn	–	–	NWEINT_GPG1[1]
48	XGPIO11	GPG13	PD	2mA	GP Input	GP Output	SPI_3_MOSI	–	–	NWEINT_GPG1[3]
49	XGPIO8	GPG10	PD	2mA	GP Input	GP Output	SPI_3_CLK	–	–	NWEINT_GPG1[0]
50	XGPIO10	GPG12	PD	2mA	GP Input	GP Output	SPI_3_MISO	–	–	NWEINT_GPG1[2]
51	XGPIO7	GPG07	PD	2mA	GP Input	GP Output	SPI_2_MOSI	–	–	–
52	XGPIO6	GPG06	PD	2mA	GP Input	GP Output	SPI_2_MISO	–	–	–
53	XGPIO5	GPG05	PD	2mA	GP Input	GP Output	SPI_2_CSn	–	–	–
54	XGPIO4	GPG04	PD	2mA	GP Input	GP Output	SPI_2_CLK	–	–	–
55	XSPI1_MISO	GPA42	PD	2mA	GP Input	GP Output	SPI_1_MISO	–	–	–
56	XSPI1_CLK	GPA40	PD	2mA	GP Input	GP Output	SPI_1_CLK	–	–	–
57	XSPI1_MOSI	GPA43	PD	2mA	GP Input	GP Output	SPI_1_MOSI	–	–	–
58	XSPI1_CSN	GPA41	PD	2mA	GP Input	GP Output	SPI_1_CSn	–	–	–
59	XGPIO1	GPG01	PD	2mA	GP Input	GP Output	HSI2C_2_SDA	–	–	–
60	XGPIO2	GPG02	PD	2mA	GP Input	GP Output	HSI2C_3_SCL	–	–	–
61	XGPIO3	GPG03	PD	2mA	GP Input	GP Output	HSI2C_3_SDA	–	–	–
62	XGPIO24	GPG30	PD	2mA	GP Input	GP Output	I2S_0_BCLK	–	–	–
63	XGPIO25	GPG31	PD	2mA	GP Input	GP Output	I2S_0_LRCK	–	–	–
64	XGPIO26	GPG32	PD	2mA	GP Input	GP Output	I2S_0_SDO	–	–	–
65	XGPIO18	GPG22	PD	2mA	GP Input	GP Output	–	–	–	NWEINT_GPG2[2]
66	XGPIO19	GPG23	PD	2mA	GP Input	GP Output	–	–	–	NWEINT_GPG2[3]
67	XGPIO20	GPG24	PD	2mA	GP Input	GP Output	–	–	–	NWEINT_GPG2[4]
68	XGPIO21	GPG25	PD	2mA	GP Input	GP Output	–	–	–	NWEINT_GPG2[5]
69	XGPIO15	GPG17	PD	2mA	GP Input	GP Output	–	–	–	NWEINT_GPG1[7]
70	XGPIO16	GPG20	PD	2mA	GP Input	GP Output	–	–	–	NWEINT_GPG2[0]
71	XGPIO17	GPG21	PD	2mA	GP Input	GP Output	–	–	–	NWEINT_GPG2[1]
72	XGPIO13	GPG15	PD	2mA	GP Input	GP Output	–	–	–	NWEINT_GPG1[5]
73	XGPIO14	GPG16	PD	2mA	GP Input	GP Output	–	–	–	NWEINT_GPG1[6]

Table 1. ARTIK 055s Module Pinout Signal Descriptions (Continued)

Pad Number	Pad Name & Default Function	GPIO Name	PU/PD	GPIO Drive	Option 0	Option 1	Option 2	Option 3	Option 4	Option F
74	GND	–	–	–	–	–	–	–	–	–
75	GND	–	–	–	–	–	–	–	–	–
76	GND	–	–	–	–	–	–	–	–	–
77	GND	–	–	–	–	–	–	–	–	–
78	GND	–	–	–	–	–	–	–	–	–
79	GND	–	–	–	–	–	–	–	–	–
80	GND	–	–	–	–	–	–	–	–	–
81	GND	–	–	–	–	–	–	–	–	–
82	GND	–	–	–	–	–	–	–	–	–

MODULE PAD SIGNAL DEFINITIONS BY FUNCTION

GPIO Interface

Table 2. GPIO Interface

GPIO Name	Pad Name & Default Function	Pad Number	SW GPIO #	GPIO Drive	Option 0	Option 1	Option 2	Option 3	Option 4	Option F
GPP00	XSPI0_CLK	35	–	8mA	GP Input	GP Output	SPI_0_CLK	–	–	–
GPP01	XSPI0_CSN	37	–	8mA	GP Input	GP Output	SPI_0_CSn	–	–	–
GPP02	XSPI0_MISO	38	–	8mA	GP Input	GP Output	SPI_0_MISO	–	–	–
GPP03	XSPI0_MOSI	36	–	8mA	GP Input	GP Output	SPI_0_MOSI	–	–	–
GPP04	XUART1_RXD	39	–	8mA	GP Input	GP Output	UART_1_RXD	UART_2_CTSn	–	–
GPP05	XUART1_TXD	40	–	8mA	GP Input	GP Output	UART_1_TXD	UART_2_RTSn	–	–
GPP06	XUART2_RXD	41	–	8mA	GP Input	GP Output	UART_2_RXD	–	–	–
GPP07	XUART2_TXD	42	–	8mA	GP Input	GP Output	UART_2_TXD	–	–	–
GPP16	XUART3_RXD	44	–	8mA	GP Input	GP Output	UART_3_RXD	–	–	–
GPP17	XUART3_TXD	45	–	8mA	GP Input	GP Output	UART_3_TXD	–	–	–
GPP20	XPWMTOUT_0	33	00	8mA	GP Input	GP Output	PWM_TOUT_0	–	UART_3_CTSn	–
GPP21	XPWMTOUT_1	31	01	8mA	GP Input	GP Output	PWM_TOUT_1	COUNTER_0	UART_3_RTSn	–
GPP22	XPWMTOUT_2	30	02	8mA	GP Input	GP Output	PWM_TOUT_2	–	–	–
GPP23	XPWMTOUT_3	29	03	8mA	GP Input	GP Output	PWM_TOUT_3	–	–	–
GPP25	XPWMTOUT_4	26	04	8mA	GP Input	GP Output	PWM_TOUT_5	–	–	–
GPP26	XPWMTOUT_5	25	05	8mA	GP Input	GP Output	PWM_TOUT_6	–	–	–
GPG01	XGPIO1	59	30	2mA	GP Input	GP Output	HSI2C_2_SDA	–	–	–
GPG02	XGPIO2	60	31	2mA	GP Input	GP Output	HSI2C_3_SCL	–	–	–
GPG03	XGPIO3	61	32	2mA	GP Input	GP Output	HSI2C_3_SDA	–	–	–
GPG04	XGPIO4	54	33	2mA	GP Input	GP Output	SPI_2_CLK	–	–	–
GPG05	XGPIO5	53	34	2mA	GP Input	GP Output	SPI_2_CSn	–	–	–
GPG06	XGPIO6	52	35	2mA	GP Input	GP Output	SPI_2_MISO	–	–	–
GPG07	XGPIO7	51	36	2mA	GP Input	GP Output	SPI_2_MOSI	–	–	–
GPG10	XGPIO8	49	37	2mA	GP Input	GP Output	SPI_3_CLK	–	–	NWEINT_GPG1[0]
GPG11	XGPIO9	47	38	2mA	GP Input	GP Output	SPI_3_CSn	–	–	NWEINT_GPG1[1]
GPG12	XGPIO10	50	39	2mA	GP Input	GP Output	SPI_3_MISO	–	–	NWEINT_GPG1[2]
GPG13	XGPIO11	48	40	2mA	GP Input	GP Output	SPI_3_MOSI	–	–	NWEINT_GPG1[3]
GPG14	XGPIO12	46	41	2mA	GP Input	GP Output	–	–	–	NWEINT_GPG1[4]
GPG15	XGPIO13	72	42	2mA	GP Input	GP Output	–	–	–	NWEINT_GPG1[5]
GPG16	XGPIO14	73	43	2mA	GP Input	GP Output	–	–	–	NWEINT_GPG1[6]
GPG17	XGPIO15	69	44	2mA	GP Input	GP Output	–	–	–	NWEINT_GPG1[7]
GPG20	XGPIO16	70	45	2mA	GP Input	GP Output	–	–	–	NWEINT_GPG2[0]
GPG21	XGPIO17	71	46	2mA	GP Input	GP Output	–	–	–	NWEINT_GPG2[1]
GPG22	XGPIO18	65	47	2mA	GP Input	GP Output	–	–	–	NWEINT_GPG2[2]
GPG23	XGPIO19	66	48	2mA	GP Input	GP Output	–	–	–	NWEINT_GPG2[3]
GPG24	XGPIO20	67	49	2mA	GP Input	GP Output	–	–	–	NWEINT_GPG2[4]
GPG25	XGPIO21	68	50	2mA	GP Input	GP Output	–	–	–	NWEINT_GPG2[5]
GPG26	XGPIO22	6	51	2mA	GP Input	GP Output	–	–	–	NWEINT_GPG2[6]
GPG27	XGPIO23	7	52	2mA	GP Input	GP Output	–	–	–	NWEINT_GPG2[7]

Table 2. GPIO Interface (Continued)

GPIO Name	Pad Name & Default Function	Pad Number	SW GPIO #	GPIO Drive	Option 0	Option 1	Option 2	Option 3	Option 4	Option F
GPG30	XGPIO24	62	53	2mA	GP Input	GP Output	I2S_0_BCLK	–	–	–
GPG31	XGPIO25	63	54	2mA	GP Input	GP Output	I2S_0_LRCK	–	–	–
GPG32	XGPIO26	64	55	2mA	GP Input	GP Output	I2S_0_SDO	–	–	–
GPG33	XGPIO27	34	56	2mA	GP Input	GP Output	I2S_0_SDI	–	–	–
GPA00	XEINT_0	14	57	2mA	GP Input	GP Output	–	–	–	NWEINT_GPA0[0]
GPA01	XEINT_1	16	58	2mA	GP Input	GP Output	–	–	–	NWEINT_GPA0[1]
GPA02	XEINT_2	15	59	2mA	GP Input	GP Output	–	–	–	NWEINT_GPA0[2]
GPA10	XI2C0_SCL	17	–	8mA	GP Input	GP Output	HSI2C_0_SCL	–	–	–
GPA11	XI2C0_SDA	18	–	8mA	GP Input	GP Output	HSI2C_0_SDA	–	–	–
GPA12	XI2C1_SCL	19	–	8mA	GP Input	GP Output	HSI2C_1_SCL	–	–	–
GPA13	XI2C1_SDA	20	–	8mA	GP Input	GP Output	HSI2C_1_SDA	–	–	–
GPA20	XUART0_RXD	21	–	8mA	GP Input	GP Output	UART_0_RXD	–	–	–
GPA21	XUART0_TXD	22	–	8mA	GP Input	GP Output	UART_0_TXD	–	–	–
GPA40	XSPI1_CLK	56	–	2mA	GP Input	GP Output	SPI_1_CLK	–	–	–
GPA41	XSPI1_CSN	58	–	2mA	GP Input	GP Output	SPI_1_CSn	–	–	–
GPA42	XSPI1_MISO	55	–	2mA	GP Input	GP Output	SPI_1_MISO	–	–	–
GPA43	XSPI1_MOSI	57	–	2mA	GP Input	GP Output	SPI_1_MOSI	–	–	–

I^{2}C Interface

Table 3. I^{2}C Interface

Pad Name & Default Function	Pad Number	GPIO Name	PU/PD	GPIO Drive	Option 0	Option 1	Option 2	Option 3	Option 4	Option F
XI2C0_SCL	17	GPA10	PD	8mA	GP Input	GP Output	HSI2C_0_SCL	–	–	–
XI2C0_SDA	18	GPA11	PD	8mA	GP Input	GP Output	HSI2C_0_SDA	–	–	–
XI2C1_SCL	19	GPA12	PD	8mA	GP Input	GP Output	HSI2C_1_SCL	–	–	–
XI2C1_SDA	20	GPA13	PD	8mA	GP Input	GP Output	HSI2C_1_SDA	–	–	–
XGPIO2	60	GPG02	PD	2mA	GP Input	GP Output	HSI2C_3_SCL	–	–	–
XGPIO3	61	GPG03	PD	2mA	GP Input	GP Output	HSI2C_3_SDA	–	–	–

SPI Interface

Table 4. SPI Interface

Pad Name & Default Function	Pad Number	GPIO Name	PU/PD	GPIO Drive	Option 0	Option 1	Option 2	Option 3	Option 4	Option F
XSPI0_CLK	35	GPP00	PD	8mA	GP Input	GP Output	SPI_0_CLK	–	–	–
XSPI0_CSN	37	GPP01	PD	8mA	GP Input	GP Output	SPI_0_CSn	–	–	–
XSPI0_MISO	38	GPP02	PD	8mA	GP Input	GP Output	SPI_0_MISO	–	–	–
XSPI0_MOSI	36	GPP03	PD	8mA	GP Input	GP Output	SPI_0_MOSI	–	–	–

Table 4. SPI Interface

Pad Name & Default Function	Pad Number	GPIO Name	PU/PD	GPIO Drive	Option 0	Option 1	Option 2	Option 3	Option 4	Option F
XSPI1_CLK	56	GPA40	PD	2mA	GP Input	GP Output	SPI_1_CLK	–	–	–
XSPI1_CSN	58	GPA41	PD	2mA	GP Input	GP Output	SPI_1_CSn	–	–	–
XSPI1_MISO	55	GPA42	PD	2mA	GP Input	GP Output	SPI_1_MISO	–	–	–
XSPI1_MOSI	57	GPA43	PD	2mA	GP Input	GP Output	SPI_1_MOSI	–	–	–
XGPIO5	53	GPG05	PD	2mA	GP Input	GP Output	SPI_2_CSn	–	–	–
XGPIO4	54	GPG04	PD	2mA	GP Input	GP Output	SPI_2_CLK	–	–	–
XGPIO6	52	GPG06	PD	2mA	GP Input	GP Output	SPI_2_MISO	–	–	–
XGPIO7	51	GPG07	PD	2mA	GP Input	GP Output	SPI_2_MOSI	–	–	–
XGPIO9	47	GPG11	PD	2mA	GP Input	GP Output	SPI_3_CSn	–	–	NWEINT_GPG1[1]
XGPIO11	48	GPG13	PD	2mA	GP Input	GP Output	SPI_3_MOSI	–	–	NWEINT_GPG1[3]
XGPIO8	49	GPG10	PD	2mA	GP Input	GP Output	SPI_3_CLK	–	–	NWEINT_GPG1[0]
XGPIO10	50	GPG12	PD	2mA	GP Input	GP Output	SPI_3_MISO	–	–	NWEINT_GPG1[2]

I^{2}S Interface

Table 5. I^{2}S Interface

Pad Name & Default Function	Pad Number	GPIO Name	PU/PD	GPIO Drive	Option 0	Option 1	Option 2	Option 3	Option 4	Option F
XGPIO24	62	GPG30	PD	2mA	GP Input	GP Output	I2S_0_BCLK	–	–	–
XGPIO25	63	GPG31	PD	2mA	GP Input	GP Output	I2S_0_LRCK	–	–	–
XGPIO26	64	GPG32	PD	2mA	GP Input	GP Output	I2S_0_SDO	–	–	–
XGPIO27	34	GPG33	PD	2mA	GP Input	GP Output	I2S_0_SDI	–	–	–

ADC Interface

Table 6. ADC Interface

Pad Name & Default Function	Pad Number	GPIO Name	PU/PD	GPIO Drive	Option 0	Option 1	Option 2	Option 3	Option 4	Option F
XADC0AIN_0	3	–	–	–	–	–	–	–	–	–
XADC0AIN_1	2	–	–	–	–	–	–	–	–	–
XADC0AIN_2	4	–	–	–	–	–	–	–	–	–
XADC0AIN_3	5	–	–	–	–	–	–	–	–	–

PWM Interface

Table 7. PWM Interface

Pad Name & Default Function	Pad Number	GPIO Name	PU/PD	GPIO Drive	Option 0	Option 1	Option 2	Option 3	Option 4	Option F
XPWMTOUT_0	33	GPP20	PD	8mA	GP Input	GP Output	PWM_TOUT_0	–	UART_3_CTSn	–
XPWMTOUT_1	31	GPP21	PD	8mA	GP Input	GP Output	PWM_TOUT_1	COUNTER_0	UART_3_RTSn	–
XPWMTOUT_2	30	GPP22	PD	8mA	GP Input	GP Output	PWM_TOUT_2	–	–	–
XPWMTOUT_3	29	GPP23	PD	8mA	GP Input	GP Output	PWM_TOUT_3	–	–	–
XPWMTOUT_4	26	GPP25	PD	8mA	GP Input	GP Output	PWM_TOUT_5	–	–	–
XPWMTOUT_5	25	GPP26	PD	8mA	GP Input	GP Output	PWM_TOUT_6	–	–	–

UART Interface

Table 8. UART Interface

Pad Name & Default Function	Pad Number	GPIO Name	PU/PD	GPIO Drive	Option 0	Option 1	Option 2	Option 3	Option 4	Option F
XUART0_RXD	21	GPA20	PD	8mA	GP Input	GP Output	UART_0_RXD	–	–	–
XUART0_TXD	22	GPA21	PD	8mA	GP Input	GP Output	UART_0_TXD	–	–	–
XUART1_RXD	39	GPP04	PD	8mA	GP Input	GP Output	UART_1_RXD	UART_2_CTSn	–	–
XUART1_TXD	40	GPP05	PD	8mA	GP Input	GP Output	UART_1_TXD	UART_2_RTSn	–	–
XUART2_RXD	41	GPP06	PD	8mA	GP Input	GP Output	UART_2_RXD	–	–	–
XUART2_TXD	42	GPP07	PD	8mA	GP Input	GP Output	UART_2_TXD	–	–	–
XUART3_RXD	44	GPP16	PD	8mA	GP Input	GP Output	UART_3_RXD	–	–	–
XUART3_TXD	45	GPP17	PD	8mA	GP Input	GP Output	UART_3_TXD	–	–	–

Debug Interface

Table 9. Debug Interface

Pad Name & Default Function	Pad Number	GPIO Name	PU/PD	GPIO Drive	Option 0	Option 1	Option 2	Option 3	Option 4	Option F
XJTAG_TCK	11	–	PD	–	–	–	–	–	–	–
XJTAG_TMS	10	–	PU	–	–	–	–	–	–	–
XJTAG_TDI	13	–	PU	–	–	–	–	–	–	–
XJTAG_TDO	12	–	PD	–	–	–	–	–	–	–
XJTAG_TRST_N	9	–	PD	–	–	–	–	–	–	–
XDEBUG_RXD	23	–	PD	–	–	–	–	–	–	–
XDEBUG_TXD	24	–	PD	–	–	–	–	–	–	–

INT Interface

Table 10. Interrupt Interface

Pad Name & Default Function	Pad Number	GPIO Name	PU/PD	GPIO Drive	Option 0	Option 1	Option 2	Option 3	Option 4	Option F
XEINT_0	14	GPA00	PD	2mA	GP Input	GP Output	–	–	–	NWEINT_GPA0[0]
XEINT_1	16	GPA01	PD	2mA	GP Input	GP Output	–	–	–	NWEINT_GPA0[1]
XEINT_2	15	GPA02	PD	2mA	GP Input	GP Output	–	–	–	NWEINT_GPA0[2]
XGPIO8	49	GPG10	PD	2mA	GP Input	GP Output	SPI_3_CLK	–	–	NWEINT_GPG1[0]
XGPIO9	47	GPG11	PD	2mA	GP Input	GP Output	SPI_3_CSn	–	–	NWEINT_GPG1[1]
XGPIO10	50	GPG12	PD	2mA	GP Input	GP Output	SPI_3_MISO	–	–	NWEINT_GPG1[2]
XGPIO11	48	GPG13	PD	2mA	GP Input	GP Output	SPI_3_MOSI	–	–	NWEINT_GPG1[3]
XGPIO12	46	GPG14	PD	2mA	GP Input	GP Output	–	–	–	NWEINT_GPG1[4]
XGPIO13	72	GPG15	PD	2mA	GP Input	GP Output	–	–	–	NWEINT_GPG1[5]
XGPIO14	73	GPG16	PD	2mA	GP Input	GP Output	–	–	–	NWEINT_GPG1[6]
XGPIO15	69	GPG17	PD	2mA	GP Input	GP Output	–	–	–	NWEINT_GPG1[7]
XGPIO16	70	GPG20	PD	2mA	GP Input	GP Output	–	–	–	NWEINT_GPG2[0]
XGPIO17	71	GPG21	PD	2mA	GP Input	GP Output	–	–	–	NWEINT_GPG2[1]
XGPIO18	65	GPG22	PD	2mA	GP Input	GP Output	–	–	–	NWEINT_GPG2[2]
XGPIO19	66	GPG23	PD	2mA	GP Input	GP Output	–	–	–	NWEINT_GPG2[3]
XGPIO20	67	GPG24	PD	2mA	GP Input	GP Output	–	–	–	NWEINT_GPG2[4]
XGPIO21	68	GPG25	PD	2mA	GP Input	GP Output	–	–	–	NWEINT_GPG2[5]
XGPIO22	6	GPG26	PD	2mA	GP Input	GP Output	–	–	–	NWEINT_GPG2[6]
XGPIO23	7	GPG27	PD	2mA	GP Input	GP Output	–	–	–	NWEINT_GPG2[7]

Reset Interface

Table 11. Reset Interface

Pad Name	Pad Number
XRESET_N	8

Power Interface

Table 12. Power Interface

Pad Name	Pad Number
VIN_3P3	[27-28]
GND	[1, 32, 43, 74, 75, 76, 77, 78, 79, 80, 81, 82]

ELECTRICAL SPECIFICATIONS

Absolute Maximum Rating

Table 13. Absolute Maximum Ratings

PAD Number	Symbol	Description	Min	Typ	Max	Units
[27, 28]	V_{IN}	Input voltage V_{IN}	–	–	3.8	V
[2-20], [23-26], [29-31], [33-42], [44-73]	$V_{undershoot}$	Undershoot voltage for I/O	-0.3	–	–	V
–	T_A	Storage Temperature	–40		85	°C

Recommended Operating Conditions

The recommended operation of the ARTIK 055s Module is based on the operating conditions listed in *Table 14*

Table 14. Recommended Operating Conditions

Parameter	Symbol	Min	Typ	Max	Units
Main Power Supply: PAD: [27, 28]	VIN_3P3	3.1	3.3	3.6	V
Operating Temperature	T_c	-20	–	85	°C

DC Electrical Characteristics

Table 15. GPIO DC Electrical Characteristics

PAD Number	Symbol	Description	Condition			Min	Typ	Max	Units
[6-7], [14-26], [29-31], [33-42], [44-73]	V_{TOL}	Tolerant External Voltage	3.3 Power Off and On			–	–	3.6	V
	V_{IH}	High-Level Input Voltage							
		CMOS Interface	–			2.31	–	3.6	V
	V_{IL}	Low-Level Input Voltage							
		CMOS Interface	V_{DD} = 3.3V ± 10%			-0.3	–	0.7	V
	$Δ_V$	Hysteresis Voltage	–			0.15	–	–	V
	I_{IH}	High-Level Input Current							
		Input Buffer	V_{IN} = 3.3V	V_{DD} = 3.3V Power On	-3	–	3	µA
				V_{DD}= 3.3V Power Off & SNS=0	-5	–	5	
		Input Buffer Pull-Down	V_{IN} = 3.3V	V_{DD} = 3.3V ± 10%	13	40	90	
	I_{IL}	Low-Level Input Current							
		Input Buffer	V_{IN} = 0V	V_{DD} = 3.3V Power On and Off	-3	–	3	µA
		Input Buffer Pull-Down	V_{IN} = 0V	V_{DD} = 3.3V	-13	–	-90	
	V_{OH}	Output High Voltage	I_{OH} = 2.0mA, 4.0mA, 8.0mA and 12.0mA			2.64	–	3.3	V
	V_{OL}	Output Low Voltage	I_{OL} = -2.0mA, -4.0mA, -8.0mA and -12.0mA			0	–	0.66	
	V_{OZ}	Output Hi-Z Current	–			-5	–	5	µA
	C_{IN}	Input Capacitance	Any input and bi-directional buffers			–	–	5	pF
	C_{OUT}	Output Capacitance	Any output buffers			–	–	5	pF

Table 16. GPIO Signal Drive Strengths

State	Currents: Max conditions V_{DD} = 3.3V	Units
0	2	mA
1	4	mA
2	8 (default)	mA
3	12	mA

Table 17. ADC DC Electrical Characteristics

PAD Number	Symbol	Description	Condition	Min	Typ	Max	Units
[2-5]	V_{IH}	High Level Input Voltage	Guaranteed Logic High Level	1.26	–	1.8	V
	V_{IL}	Low Level Input Voltage	Guaranteed Logic Low Level	0	–	0.54	V
	V_{OH}	Output High Voltage	I_{OH} = 2mA, 4mA, 8mA and 12mA	1.44	–	1.8	V
	V_{OL}	Output Low Voltage	I_{OL} = 2mA, 4mA, 8mA and 12mA	0	–	0.36	V
	I_{RPU}	Input Pull-Up Resistor Current	V_{PAD} = 0	15	–	77	µA
	I_{RPD}	Input Pull-Down Resistor Current	V_{PAD} = 1.8	17	–	77	µA
	V_{H}	Input Hysteresis	–	0.18	–	–	V
	I_{PAD}	Input Leakage Current for Non Tolerant Cells	D_{VDD} = 1.8, V_{PAD} = 0 or 1.8V	-6	–	+6	µA
	I_{OZ}	Off State Leakage Current	D_{VDD} = 1.8, V_{PAD} = 0 or 1.8V	-6	–	+6	µA

Power and Current Consumption

The values in this table are nominal. Measurements were taken on sample boards at room temperature using a 3.3V system power supply.

Table 18. ARTIK 055s Module Power Consumption

Category	Scenario	Condition	Throughput Conditions	Current (mA)	Power (W)
Wi-Fi	802.11n Tx	Transfer packet using iperf3 @ 25 Mbps	Max	320	1.06
	802.11n Rx	Transfer packet using iperf3 @ 25 Mbps	Max	240	0.79
	802.11n Idle	DTIM3	–	54	0.18

ESD Ratings

RF Electrical Characteristics

Table 19. ESD Ratings

Parameter	Min	Typ	Max	Units
ESD stress voltage Human Body Model (JEDEC)	-1.0	–	1.0	kV
ESD stress voltage Charged Device Model	–	250	–	V

Table 20. Tx Performance Characteristics

Parameter	Min	Typ	Max	Units
RF frequency range	2412	-	2472	GHz
11b (1-11Mbps)	–	16	–	dBm

Table 20. Tx Performance Characteristics

Parameter	Min	Typ	Max	Units
11g (6-54Mbps)	–	13	–	dBm
11n, HT20 (MCS0-7)	–	12	–	dBm

Table 21. Rx Performance Characteristics [a]

Parameter	Min	Type	Max	Units
RF frequency range	2412	–	2472	GHz
11b (1Mbps)	–	–96	–	dBm
11b (11Mbps)	–	–87	–	dBm
11g (6Mbps)	–	–91	–	dBm
11g (54Mbps)	–	–74	–	dBm
11n, HT20 (MCS0)	–	–92	–	dBm
11n, HT20 (MCS07)	–	–71	–	dBm

a. Measured in a conduction test performed in a shielded room

MECHANICAL SPECIFICATIONS

Figure 5 shows the mechanical dimensions of the ARTIK 055s Module. All dimensions are in mm.

NOTE The top layer "NO PCB ROUTING" gray areas are to prevent any shorts between exposed vias or traces and unused ARTIK 055s Module pads.

Figure 5. ARTIK 055s Module Mechanical Dimensions (Top View)

NOTE The ground pads (79–82) are *not* centered on the module.

Module Antenna Placement Requirements

The ARTIK 055s Module has an integrated on-module antenna. The figure below describes the required restrictions on location when placing the ARTIK 055s Module on your native PCB design. In addition, adhere to the following guidelines:

- To avoid severe Wi-Fi radiation loss, Samsung Semiconductor, Inc. strongly recommends allocating a "No PCB Routing or Power Planes" metal-free area of at least 7.9×3.7mm in the Wi-Fi Antenna keep-out area underneath the module, and component keep-out areas of 5×6.7mm (all layers) next to the on-module antenna, as shown in _Figure 6_.

- Locate the antenna area at the edge of your PCB board, and as far away from other electronics as possible.

Figure 6. Module Placement Restrictions

CERTIFICATION AND COMPLIANCE

CE

The ARTIK 055s Module is in compliance with each applicable article of the Radio Equipment Directive (RED) Compliance with the following standards was confirmed:

- Article 3.1a (Health and Safety)   EN 60950-1:2006 + A11:2009 + A1:2010 + A12:2001 + A2:2013
- Article 3.1.b (EMC)   EN 301 489-1 V2.1.1
                                         EN 301 489-17 V3.1.1
- Article 3.2 (Radio spectrum use)   EN 300 328 V2.1.1
                                         EN 62311:2008

For a formal notified body statement of opinion contact your sales representative.

FCC Regulatory Disclosures

This device complies with Part 15 of the FCC`s Rules. Operation is subject to the following two Conditions: (1) This device may not cause harmful interference, and (2) This device must accept any interference received, including interference that may cause undesirable operation.

This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

- Reorient or relocate the receiving antenna.
- Increase the separation between the equipment and receiver.
- Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.
- Consult the dealer or an experienced radio/ TV technician for help.

This equipment complies with FCC radiation exposure limits set forth for an uncontrolled environment. This equipment should be installed and operated with a minimum distance of 20cm between the transmitter's radiating structure(s) and the body of the user or nearby persons.

This module is intended for OEM integration. The OEM integrator is responsible for FCC compliance and compliance with all applicable regulations including those for modular transmitters 47 C.F.R. 15.212. The OEM product must comply with all applicable labeling requirements including those contained in 15 C.F.R. 15.19. The OEM is solely responsible for certification and testing and labeling of its own products. In addition to any independently required labels, the OEM shall also affix to the outside of a device into which the module is installed a label referring to the enclosed module. This exterior label should be prepared in a legible font and permanently affixed and using the wording "Contains Transmitter Module FCCID: A3LSIP0P5WRS50."

The OEM is required to ensure that the end product integrates this module so as to maintain a minimum distance of 20 cm between the equipment's radiating structure(s) and the body of the user or nearby persons. The OEM shall also advise its end user of this requirement as required by applicable rules.

The OEM shall require that the end user of its product be informed that the FCC radio frequency exposure guidelines for an uncontrolled environment can be satisfied. The OEM shall further inform its end user that any change or modifications to this module not expressly approved by the manufacturer will void the warranty and the users' authority to operate the equipment.

Wi-Fi

The ARTIK 055s Module is recognized as Wi-Fi CERTIFIED™ by the Wi-Fi Alliance®:

Classification	Program
Connectivity	Wi-Fi CERTIFIED b, g, n
	WPA™ - Personal
	WPA2™ - Personal
Optimization	WMM®

Certification ID: WFA75217.

Industry Canada Regulatory Disclosures

Industry Canada Statement

This device complies with Industry Canada license-exempt RSS standard(s). Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

Cet appareil est conforme avec Industrie Canada exempts de licence standard RSS (s). L'opération est soumise aux deux conditions suivantes:(1) cet appareil ne peut causer d'interférences, et?(2) cet appareil doit accepter toute interférence, y compris les interférences qui peuvent causer un mauvais fonctionnement de l'appareil.

Industry Canada Radiation Exposures Statement and Limitations on Use

This equipment complies with IC RSS-102 radiation exposure limits set forth for an uncontrolled environment. This equipment should be installed and operated with minimum distance 20 cm between the radiator and your body. This equipment should be installed and must not be co-located or operating in conjunction with any other antenna or transmitter.

In the United States and Canada, only Channel 1~11 can be operated and these channel assignments deal only with the 2.4 GHz range.

The end product must be labeled to display the Industry Canada certification number of the module

Contains transmitter module IC: 649E-SIP0P5WRS50

Le dispositif d'accueil doivent être étiquetés pour afficher le numéro de certification d'Industrie Canada du module.

Contient module émetteur IC : 649E-SIP0P5WRS5O

KC

The ARTIK 055s Module complies with the standards set by the Korean communications commission (KC).

KC Identifier: MSIP-CRM-SEC-SIP0P5WRS5O

SRRC

Both the ARTIK 055s Module complies with the standards set by the People's Republic of China.

CMIIT ID: 2017DJ7910

EU Regulatory Disclosures

CE Statement

The following statement must be supplied with each product but can be printed in the user manual, the packaging, or provided as a separated leaflet.

> Hereby, Samsung declares that this IoT Module is in compliance with the essential requirements and other relevant provisions of Article 3 Essential requirements of the Radio Equipment Directive 2014/53/EU and RoHS directive 2011/65/EU.
>
> "The declaration of conformity may be consulted at www.artik.io/certification"

The OEM is required to ensure that the end product integrates this module so as to maintain a minimum distance of 20 cm between the equipment's radiating structure(s) and the body of the user or nearby persons. The OEM shall also advise its end user of this requirement as required by applicable rules.

ORDERING INFORMATION

Type	Order Number	Description
ARTIK 055s Module	SIP-OP5WRS5O2	One ARTIK 055s Module
ARTIK 055s Development Kit	SIP-KITNXH002	One ARTIK 055s Module One Embedded Evaluation Board

For volume ordering of evaluation kits, contact a sales representative in your area or visit:

https://www.artik.io/contact-us/

LEGAL INFORMATION